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2 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to vacuum packages, and 
particularly to multiple internal seal ring (MISR) micro- 
electro-mechanical (MEMS) vacuum packages. 
2. Description of the Related Art 
It is well known in the art to fabricate micro-electro- 
mechanical system (MEMS) devices. MEMS devices typi- 
cally integrate both electronic and mechanical elements on 
a semiconductor wafer using semiconductor fabrication 
techniques. Generally, the electronic and mechanical ele- 
ments are fabricated using a variety of integrated circuit (IC) 
processing and micromachining techniques, respectively. 
In the fabrication of MEMS devices, it is not unusual to 
package or “cap” such devices to prevent damage or con- 
tamination to the MEMS devices. Often, the cap comprises 
a capping plate fabricated from a capping wafer that is 
bonded to a base plate before the base plate wafer is diced 
or singulated into individual devices. The capping plate thus 
hermetically seals the MEMS devices within the base plate. 
Even though sealed by the capping plate, the MEMS 
devices require electrical connection to external circuits. 
However, the traces used for connection may create gaps 
where the capping plate and base plate are bonded. Gener- 
ally, the surfaces where the capping plate wafer and the base 
plate wafer are bonded must be ultra-flat, Le., polished. This 
flatness requirement is difficult to meet if additional pro- 
cessing steps are required for bringing electrical feed- 
through metal traces out through the bonded surfaces. Spe- 
cifically, bringing electrical wires out through the bonded 
surfaces requires metal patterning and oxide growth on the 
wafers’ surfaces. Achieving a bond or seal on top of these 
uneven surfaces is much more difficult. 
Accordingly, what is needed, therefore, is an improved 
method for sealing and packaging MEMS devices that 
allows for electrical connection to external circuits. 
SUMMARY OF THE INVENTION 
To minimize the limitations in the related art described 
above, and to minimize other limitations that will become 
apparent upon reading and understanding the present speci- 
fication, the present invention discloses a Multiple Internal 
Seal Ring (MISR) Micro-Electro-Mechanical System 
(MEMS) vacuum package that hermetically seals MEMS 
devices using MISR. The method bonds a capping plate 
having metal seal rings to a base plate having metal seal 
rings by wafer bonding the capping plate wafer to the base 
plate wafer. Bulk electrodes may be used to provide con- 
ductive paths between the seal rings on the base plate and the 
capping plate. All seals are made using only metal-to-metal 
seal rings deposited on the polished surfaces of the base 
plate and capping plate wafers. However, multiple electrical 
feed-through metal traces are provided by fabricating via 
holes through the capping plate for electrical connection 
from the outside of the package through the via-holes to the 
US 7,285,844 B2 
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inside of the package. Each metal seal ring serves the dual 
purposes of hermetic sealing and providing the electrical 
feed-through metal trace. 
plate having metal seal rings to a base plate having metal 
seal rings by wafer bonding the capping plate wafer to the 
base plate wafer. Bulk electrodes may be used to provide 
conductive paths between the seal rings on the base plate and 
5 the capping plate. This method works best if the bonding 
surface of the base plate wafer and the bonding surface of 
Referring now to the drawings in which like reference the capping plate wafer are ultra-flat (i.e., polished) before 
numbers represent corresponding parts throughout: the metal seal rings are deposited on each surface. 
FIGS. lA,  1B and 1C are perspective views of an embodi- This flatness requirement is difficult to meet if additional 
ment of the present invention, wherein FIG. 1A comprises a i o  processing steps are required for bringing electrical feed- 
base plate, FIG. 1B comprises a capping plate and FIG. 1C through metal traces out underneath the seal rings. Specifi- 
shows the final sealed multiple internal seal ring vacuum cally, bringing electrical feed-through metal traces out under 
package; the seal rings requires metal patterning and oxide growth on 
FIGS. 2A, 2B and 2C are perspective views of the results the wafer’s surface, which results in an uneven surface. 
of wafer scale processing of the vacuum package before 15 Achieving a metal-to-metal vacuum seal on top of this 
singulation, wherein FIG. 2A illustrates bonded wafers uneven surface is much more difficult than achieving a 
containing a plurality of micro-electro-mechanical system metal-to-metal vacuum seal between polished, ultra-flat 
devices that are vacuum sealed simultaneously during wafer surfaces. 
bonding of a wafer containing the base plates and a wafer All seals are made using only metal-to-metal seal rings 
containing the capping plates, FIG. 2B is a magnified view 20 deposited on the polished surfaces of the base plate wafer 
of a portion of the bonded wafers, and FIG. 2C is a and the capping plate wafer. However, the package still 
magnified view of the final sealed multiple internal seal ring enables multiple electrical feed-through metal traces by 
vacuum package comprised of the joined base plate and fabricating multiple via holes through the capping plate for 
capping plate found in the portion of the bonded wafers. electrical connection from the outside of the vacuum pack- 
FIG. 3 is a flowchart that illustrates the steps of a first 25 age through the via-holes to the inside of the vacuum 
general micro-electro-mechanical system processing para- package. Each metal seal ring serves the dual purposes of 
digm for a surface processed micro-electro-mechanical sys- hermetic sealing and providing an electrical feed-through 
tem device etched directly from the base plate wafer that is metal trace. 
vacuum packaged using the capping plate wafer; FIGS. lA,  1B and 1C are perspective views of an embodi- 
FIGS. 4A-4F illustrate the results of the flowchart of FIG. 30 ment ofthe present invention, wherein FIG. 1A comprises a 
3; base plate 100, FIG. 1B comprises a capping plate 102 and 
FIG. 5 is a flowchart that illustrates the steps of a second FIG. 1C shows a final, vacuum-sealed, MISR device pack- 
general micro-electro-mechanical system processing para- age 104 comprised of the bonded base plate 100 and capping 
digm for a two-wafer bulk silicon etched micro-electro- plate 102, wherein the capping plate 102 is flipped before 
mechanical system device etched from a bonded base plate 35 being bonded to the base plate 100, and the capping plate 
wafer and resonator wafer that is vacuum packaged using 102 is shown semi-transparently to better illustrate the 
the capping plate wafer; components of the package 104. The base plate 100 and the 
FIGS. 6A-6G illustrate the results ofthe flowchart of FIG. capping plate 102 each include a large periphery seal ring 
5; 106 that is used to create one large metal-to-metal seal 
FIGS. 7A and 7B illustrate a comparison of the multiple 40 surrounding the periphery of the package 104 when the base 
internal seal ring vacuum package design for the two-wafer plate 100 and the capping plate 102 are bonded together. In 
(surface processed micro-electro-mechanical system device) addition, the base plate 100 and the capping plate 102 each 
and three-wafer (bulk processed micro-electro-mechanical include a plurality of small internal seal rings 108. The seal 
system device) designs, wherein FIG. 7A is a partially- rings 108 of the base plate 100 each provide an independent 
cutaway view of the two-wafer multiple internal seal ring 45 electrical path from a cavity 110 of the capping plate 102 
vacuum package and FIG. 7B is a partially-cutaway view of where the MEMS device (not shown) resides outward 
the three-wafer multiple internal seal ring vacuum package; towards the periphery of the package 104, but not crossing 
FIG. 8 is a flowchart that illustrates the steps of the the seal ring 106. Each of the seal rings 108 of the capping 
three-wafer design packaging a planar gyroscope; and plate 102 surround and electrically connect to one of a 
FIGS. 9A-91 illustrate the results of the flowchart of FIG. 50 plurality of via holes 112 on a bottom surface of the capping 
8. plate 102. Each via hole 112 extends through the capping 
plate 102 to a top surface ofthe capping plate 102, where the 
via hole 112 electrically connects to an electrical trace 
pattern 114 and solder bump 116 on the top surface of the 
55 capping plate 102. The package 104 is sealed by compres- 
In the following description of the preferred embodiment, sion bonding of the metal-to-metal seal rings 106 and 108, 
reference is made to the accompanying drawings which which is followed by singulation to separate the multiple 
form a part hereof, and in which is shown by way of packages 104 on the bonded wafers. 
illustration a specific embodiment in which the invention Although FIGS. lA,  1B and 1C illustrate only a single 
may be practiced. It is to be understood that other embodi- 60 package 104, the potential benefits (cost savings and sim- 
ments may be utilized and structural changes may be made plified, more reliable manufacturing process) of the MISR 
without departing from the scope of the present invention. device package 104 are most dramatic when performed by 
Overview wafer scale processing. FIGS. 2A, 2B and 2C are perspec- 
The present invention discloses a method of vacuum tive views of the results of wafer scale processing of the 
sealing or hermetically sealing Micro-Electro-Mechanical 65 package 104 before singulation, wherein FIG. 2A illustrates 
Systems (MEMS) devices using MISR at a wafer level bonded wafers 200 containing a plurality of MEMS devices 
before singulation or dicing. The method bonds a capping that are sealed simultaneously during wafer bonding of a 
BRIEF DESCRIPTION OF THE DRAWINGS 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENT 
US 7,285,844 B2 
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wafer containing the base plates 100 and a wafer containing 
the capping plates 102, FIG. 2B is a magnified view of a 
portion 202 of the bonded wafers 200, and FIG. 2C is a 
magnified view of final, vacuum-sealed, MISR device pack- 
age 104 comprised of the joined base plate 100 and capping 
plate 102 found in the portion 202 ofthe bonded wafers 200. 
Process Steps 
There are two general MEMS processing paradigms to 
which the package is aimed. 
In the first general MEMS processing paradigm, a sur- 
face-processed MEMS device is packaged according to the 
steps outlined in FIG. 3 and illustrated in FIGS. 4A-4F, 
wherein FIGS. 4A-4F show a base plate 400, capping plate 
402, package 404, large external seal rings 406, small 
internal seal rings 408, etched cavity 410 of the capping 
plate 402, etched via holes 412 in the capping plate 402, 
electrical trace patterns 414 and solder bumps 416. 
Blocks 300 and 302 of FIG. 3 illustrate the processing of 
the base plate 400, which is generally comprised of silicon 
or other semiconducting material, and which is illustrated in 
FIG. 4A. Block 300 represents the etching of the base plate 
400 in a manner that avoids etching under seal rings 406 and 
408. Block 302 represents the metal patterning of the seal 
rings 406 and 408. 
Blocks 304 and 306 of FIG. 3 illustrate the processing of 
the capping plate 402, which is generally comprised of glass 
or other non-conducting material, and which is illustrated in 
FIG. 4B. Block 304 represents the etching of the via holes 
412 and cavity 410 (if needed) in the capping plate 402. 
Block 306 represents the metal patterning of the seal rings 
406 and 408 on the bottom surface of the capping plate 402. 
Blocks 308 and 310 of FIG. 3 illustrate the bonding of the 
base plate 400 and the capping plate 402, which is illustrated 
in FIG. 4C. Block 308 represents the aligning of the base 
plate 400 and capping plate 402 wafers, which includes the 
aligning of the seal rings 406 and 408 of the base plate 400 
and capping plate 402. Block 310 represents the bonding of 
the base plate 400 and capping plate 402 wafers using heat 
and pressure in an evacuated chamber. 
Blocks 312 and 314 of FIG. 3 illustrate the plating of the 
capping plate 402, which is illustrated in FIG. 4D. Block 312 
represents the electro-less plating of a thin metal layer on the 
top surface of the capping plate 402, including inside the via 
holes 412. Block 314 represents the electroplating of a 
thicker metal layer on top of the thin metal layer. 
Block 316 of FIG. 3 illustrates the patterning of the 
electrical trace patterns 414 on the surface of the capping 
plate 402, which is illustrated in FIG. 4E. Block 316 
represents the masking and etching of the electrical trace 
patterns 414 on the top surface of the capping plate 402. 
Block 318 of FIG. 3 illustrates the final processing prior 
to singulation, which is illustrated in FIG. 4E. Block 318 
represents the depositing of the solder bumps 416 at one end 
of the electrical trace patterns 414 etched on the top surface 
of the capping plate 402, in order to complete the package 
404. 
In the second general MEMS processing paradigm, a 
two-wafer bulk-silicon-etched MEMS device is packaged 
according to the steps outlined in FIG. 5 and illustrated in 
FIGS. 6A-6G, wherein FIGS. 6A-6G show a base plate 600, 
capping plate 602, package 604, large external seal rings 
606, small internal seal rings 608, etched cavity 610 of the 
capping plate 602, etched via holes 612 in the capping plate 
602, electrical trace patterns 614 and solder bumps 616. In 
this embodiment, there is also a resonator plate 618 that is 
used to create a MEMS device resonator (not shown), 
wherein the resonator plate 618 includes bulk electrodes 620 
6 
that provide conductive paths between the seal rings 606 and 
608 on both the base plate 600 and capping plate 602. 
Blocks 500 and 502 of FIG. 5 illustrate the processing of 
the base plate 600, which is generally comprised of silicon 
5 or other semiconducting material, and which is illustrated in 
FIG. 6A. Block 500 represents the etching of the base plate 
600 in a manner that avoids etching under seal rings 606 and 
608. Block 502 represents the metal patterning of the seal 
rings 606 and 608. 
10 Blocks 504 and 506 of FIG. 5 illustrate the vacuum 
bonding of the base plate 600 and the resonator plate 616, 
which is illustrated in FIG. 6B. Block 504 represents the 
aligning of the base plate 602 and resonator plate 616 
wafers. Block 506 represents the bonding of the base plate 
15 602 and resonator plate 618 wafers using heat and pressure 
in an evacuated chamber. 
Block 508 of FIG. 5 illustrates the etching of the resonator 
plate 616, which is generally comprised of silicon or other 
semiconducting material, and which is illustrated in FIG. 
2o 6C. Block 508 represents the etching of the MEMS resona- 
tor (not shown) and bulk electrodes 620, wherein the doped 
silicon or a metalization of the resonator plate 618 provides 
conductive paths for the electrodes 620. 
Blocks 510 and 512 of FIG. 5 illustrate the processing of 
25 the capping plate 602, which is preferably comprised of 
glass or other non-conducting material, and which is illus- 
trated in FIG. 6D. Block 510 represents the etching of the via 
holes 612 and cavity 610 (if needed) of the capping plate 
602. Block 512 represents the metal patterning of the seal 
30 rings 606 and 608 on the bottom surface of the capping plate 
602. 
Blocks 514 and 516 of FIG. 5 illustrate the bonding of the 
resonator plate 616 and capping plate 602 wafers, which is 
illustrated in FIG. 6E. Block 514 represents the aligning of 
the resonator plate 618 and capping plate 602 wafers, and 
more specifically, the aligning of the bulk electrodes 620 of 
the resonator plate 618 with the seal rings 606 and 608 of the 
capping plate 602. Block 516 represents the bonding of the 
resonator plate 618 and capping plate 602 wafers using heat 
and pressure in an evacuated chamber. 
Blocks 518 and 520 of FIG. 5 illustrate the metal plating 
of the capping plate 602, which is illustrated in FIG. 6F. 
Block 518 represents the electro-less plating of a thin metal 
layer on a top surface of the capping plate 602 including 
inside the via holes 612. Block 520 represents the electro- 
plating of a thicker metal layer on the thin metal layer. 
Blocks 522 and 524 of FIG. 5 illustrate the final process- 
ing, which is illustrated in FIG. 6G. Block 522 represents the 
5o masking and etching of the electrical trace pattern 614 on the 
top surface of the capping plate 602. Block 524 represents 
the depositing of the solder bumps 616 at one end of the 
electrical trace pattern 614 etched on the top surface of the 
capping plate 602, in order to complete the package 604. 
A comparison of the MISR vacuum package design for 
the two-wafer (surface processed MEMS device) and three- 
wafer (two-wafer bulk-silicon-etched MEMS device) are 
shown in the cutaway views of FIGS. 7A and 7B, wherein 
FIG. 7A is a partially-cutaway view of the two-wafer MISR 
60 package and FIG. 7B is a partially-cutaway view of the 
three-wafer MISR package. 
The three-wafer MISR package of FIG. 5, FIGS. 6A-6G 
and 7B may be used to vacuum package a planar gyroscope 
described in co-pending U.S. Utility patent application Ser. 
65 No. 101639,134, filed Aug. 12, 2003, by Kirill V. Shcheglov 
and A. Dorian Challoner, entitled ISOLATED PLANAR 
GYROSCOPE WITH INTERNAL RADIAL SENSING 
35 
40 
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AND ACTUATION, and which application is incorporated 
by reference herein. However, certain modifications to the 
package are required. 
The planar gyroscope has a large total number of elec- 
trodes (48 individual electrode elements). If all of these 
electrodes were brought out of the package through indi- 
vidual seal rings, the increase in total die area would be 
prohibitive. This is because a “sealing bulk electrode” must 
have a large enough diameter to support a good vacuum seal. 
To avoid having 48 sealing bulk electrodes, electrical con- 
nections crisscrossing inside the package are used to connect 
common sets of electrodes. In the planar gyroscope design, 
the 48 individual electrodes are reduced to only 12 electrode 
sets requiring individual package feed-throughs. Thus only 
12 sealing bulk electrodes are needed in the final design, and 
these easily fit into the unused comers of the square planar 
package. 
The internal wire routing (connecting the 48 individual 
electrodes into 12 sets) requires crossing some wires, and 
thus requires at least two metal routing layers. The design of 
the MISR package allows this to be achieved without 
requiring an extra metalization and oxide growth process 
(which would interfere with the surface flatness required for 
good sealing). This crisscrossing of wires is achieved by 
using small “bridging bulk electrodes” to act as vias between 
the base plate’s metal patterning and the capping plate’s 
internal metal pattern. In the current design, 48 of these 
small bridging bulk electrodes are used (to connect each 
individual electrode with a circular shorting pattern on the 
capping plate) and 12 sealing bulk electrodes are used to 
provide the final package feed-throughs for each electrode 
set. 
As noted above, the processing steps used to create such 
an MISR package are generally reflected in FIG. 5 and 
FIGS. 6A-6G. However, some of the steps are further 
described in FIG. 8 and illustrated as cross-sectional views 
in FIGS. 9A-91. 
Block 800 represents the etching of the base plate 900, 
which is illustrated in FIG. 9A. 
Block 802 represents the metal patterning of the base 
plate 900, which is illustrated in FIG. 9B. 
Block 804 represents the aligning of the base plate 900 
and resonator plate 902, which was processed separately, 
and which is illustrated in FIG. 9C. 
Block 806 represents the bonding of the base plate 900 
and resonator plate 902, which is illustrated in FIG. 9D. 
Block 808 represents the deep silicon etching of the 
resonator plate 902, which is illustrated in FIG. 9E. 
Block 810 represents the aligning of the base plate 900 
and capping plate 904, which was processed separately, and 
which is illustrated in FIG. 9F. 
Block 812 represents the bonding of the base plate 900 
and capping plate 904, which is illustrated in FIG. 9G. 
Block 814 represents the electro-less plating of the cap- 
ping plate 904, including its via holes 906, which is illus- 
trated in FIG. 9H. 
Block 816 represents the electroplating of the capping 
plate 904, including its via holes 906, which is also illus- 
trated in FIG. 9H. 
Block 818 represents the masking and etching of the 
electrical trace pattern 908 on the top surface of the capping 
plate 904, which is illustrated in FIG. 91. 
Block 820 represents the depositing of the solder bumps 
910 at one end of the electrical trace pattern 908 etched on 
the top surface of the capping plate 904, which is also 
illustrated in FIG. 91. 
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CONCLUSION 
This concludes the description of the preferred embodi- 
ment of the present invention. The following describes some 
5 alternative embodiments for accomplishing the present 
invention. 
For example, although specific structures are described in 
this specification, other structures could be used as well 
without departing from the scope of the present invention. 
10 Variations in the components used in the present invention 
are possible. 
Further, the specific logic or steps performed by the 
present invention are described for illustration purposes 
only, and other logic or steps could be used as well. Many 
15 variations of the logic and steps performed by the present 
invention are possible. 
The foregoing description of one or more embodiments of 
the invention has been presented for the purposes of illus- 
tration and description. It is not intended to be exhaustive or 
20 to limit the invention to the precise form disclosed. Many 
modifications and variations are possible in light of the 
above teaching. It is intended that the scope of the invention 
be limited not by this detailed description, but rather by the 
claims appended hereto. 
What is claimed is: 
1. A device package, comprising: 
a capping plate including at least one periphery seal ring 
and at least one internal seal ring bonded to a base plate 
including at least one periphery seal ring and at least 
one internal seal ring; 
wherein the periphery seal rings of the capping plate and 
base plate create a metal-to-metal seal surrounding the 
periphery of the package when the capping plate and 
the base plate are bonded together, 
the internal seal rings of the capping plate electrically 
connect to a plurality of via holes extending through to 
an external surface of the capping plate, 
the internal seal rings of the base plate provide an inde- 
pendent electrical path from a cavity in the capping 
plate outward towards a periphery of the base plate, and 
the internal seal rings of the capping plate and the base 
plate create a metal-to-metal seal within the periphery 
of the package when the base plate and the capping 
2. The device package of claim 1, wherein each seal ring 
serves the dual purposes of hermetic sealing and providing 
an electrical feed-through metal trace. 
3. The device package of claim 1, wherein the device 
package is sealed by compression bonding of the seal rings 
of the capping plate and base plate. 
4. The device package of claim 1, wherein the seal rings 
of the capping plate and the seal rings of the base plate 
55 provide a metal-to-metal seal between the base plate and the 
capping plate, when the base plate and the capping plate are 
bonded together. 
5. The device package of claim 1, wherein the via holes 
through the capping plate provide electrical connection from 
6o outside the device package through the via-holes to inside 
the device package. 
6. The device package of claim 1, wherein each via hole 
extends through the capping plate from a bottom surface to 
a top surface of the capping plate. 
7. The device package of claim 1, wherein each via hole 
electrically connects to an electrical trace pattern on the top 
surface of the capping plate. 
25 
30 
35 
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8. The device package of claim 1, wherein a plurality of 
the capping plates are fabricated on a capping plate wafer 
and a plurality of the base plates are fabricated on a base 
plate wafer. 
9. The device package of claim 1, wherein the capping 5 
plate wafer is bonded to the base plate wafer. 
10. The device package of claim 1, wherein bulk elec- 
trodes provide conductive paths between the seal rings on 
the base plate and the capping plate. 
electrodes are fabricated from a resonator plate wafer 
bonded to the base plate wafer. 
12. A device packaged using a method comprising the 
steps of: 
(a) metal patterning of at least one seal ring on a base 15 
(b) etching of via holes in a capping plate; 
(c) metal patterning of at least one seal ring on a bottom 
11. The device package of claim 1, wherein the bulk i o  
plate; 
surface of the capping plate; 
(d) aligning of the base plate and capping plate; 20 
(e) bonding of the base plate and capping plate; 
(f) electro-less plating of a thin metal layer on a top 
surface of the capping plate, including inside the via 
holes; 
(g) electroplating of a thicker metal layer on top of the 25 
thin metal layer; and 
(h) masking and etching of electrical trace patterns on the 
13, The device of claim 12, wherein the device comprises a two-wafer bulksilicon-etched micro-electro-mechanical 
a surface-processed micro-electro-mechanical system 30 system (MEMS) device etched from the bonded base Plate 
(MEMS) device etched directly from the base plate wafer. wafer and resonator wafer. 
14. A device packaged using a method comprising the 
top surface of the capping plate. 
steps of: * * * * *  
10 
(a) metal patterning of at least one seal ring on a base 
(b) aligning of the base plate and a resonator plate; 
(c) bonding of the base plate and resonator plate using 
heat and pressure in an evacuated chamber; 
(d) etching of bulk electrodes on the resonator plate, 
wherein the doped silicon or a metalization of the 
resonator plate provides a conductive path for the 
electrodes; 
plate; 
(e) etching of at least one via hole in a capping plate; 
(f) metal patterning of at least one seal ring on a bottom 
surface of the capping plate; 
(g) aligning of the resonator plate and capping plate, and 
more specifically, the aligning of the bulk electrodes of 
the resonator plate with the seal rings of the capping 
plate; 
(h) bonding of the of the resonator plate and capping plate 
using heat and pressure in an evacuated chamber; 
(i) electro-less plating of a thin metal layer on a top 
surface of the capping plate including inside the via 
holes; 
(i) electroplating of a thicker metal layer on the thin metal 
layer; 
(k) masking and etching of an electrical trace pattern on 
the top surface of the capping plate. 
15. The device of claim 14, wherein the device comprises 
